Done：

1. Read the 5 6 7chapter of Writing Testbenches using SystemVerilog.

To Do:

2.Continue learning the rest part.